

## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
15 January 2004 (15.01.2004)

PCT

(10) International Publication Number  
**WO 2004/006326 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 21/762**,  
21/20

(21) International Application Number:  
PCT/IB2003/003341

(22) International Filing Date: 9 July 2003 (09.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
02 08602 9 July 2002 (09.07.2002) FR

(71) Applicant (for all designated States except US):  
**S.O.L.TEC SILICON ON INSULATOR TECH-  
NOLOGIES** [FR/FR]; Parc Technologique des Fontaines,  
Chemin des Franques, F-38190 Bernin (FR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **GHYSELEN,**  
**Bruno** [FR/FR]; 58, rue Georges Maeder, F-38170  
Seyssinet (FR). **AULNETTE, Cécile** [FR/FR]; 3, Place  
des Tilleuls, F-38000 Grenoble (FR). **OSTERNAUD,**  
**Bénédicte** [FR/FR]; 26, rue Lieutenant Fiancey, F-38120  
Saint Egreve (FR).

(74) Agents: **MARTIN, Jean-Jacques** et al.; Cabinet Regim-  
beau, 20, rue de Chazelles, F-75847 Paris Cedex 17 (FR).

(81) Designated States (national): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,  
SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,  
UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,  
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,  
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,  
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**

— of inventorship (Rule 4.17(iv)) for US only


**Published:**

— with international search report

— before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF TRANSFERRING OF A LAYER OF STRAINED SEMICONDUCTOR MATERIAL



(57) Abstract: Method of producing an electronic structure comprising a thin layer of strained semiconductor material from a donor wafer, the donor wafer comprising a lattice parameter matching layer (2) comprising an upper layer of semiconductor material having a first lattice parameter and a film (3) of semiconductor material having a second, nominal, lattice parameter substantially different from the first lattice parameter and strained by the matching layer (2), the process comprising transfer of the film (3) to a receiving substrate (4). Structures produced using one of the processes according to the invention.

WO 2004/006326 A1

## METHOD OF TRANSFERRING OF A LAYER OF STRAINED SEMICONDUCTOR MATERIAL

The present invention relates to the transfer of a thin layer of a donor wafer to a receiving substrate in order to form structures such as a semiconductor-on-insulator structure.

The invention relates more particularly to carry out this transfer in order to produce electronic structures comprising strained layers.

The expression "strained layer" is understood here to mean any layer of a semiconductor material whose crystallographic structure is mainly elastically strained in tension or in compression during crystal growth, such as epitaxy, requiring at least one lattice parameter to be substantially different from the nominal lattice parameter of this material, a nominal lattice parameter can be understood as the lattice parameter of the material in its bulk form in equilibrium.

Conversely, the term "relaxed layer" means a layer of a semiconductor material, having a crystallographic relaxation rate (as measured by X-ray diffraction or Raman spectroscopy) superior to 50%. A layer having 100% relaxation rate, has a lattice parameter substantially identical to the nominal lattice parameter of the material of the layer.

A transfer aim is to produce, in particular, a "semiconductor-on-insulator" (also called here "SeOI") structure.

Such a strain exerted within a semiconductor material may in fact exhibit physical and/or electrical properties worthwhile exploiting.

Thus, for example, the main benefit of tension-strained silicon layers (also called strained Si layers) consists mainly in the fact that the charge carriers (such as holes and electrons) have a higher mobility than that usually found in relaxed Si layers.

The strained Si layers may in this regard reach a charge carrier mobility 100% higher than that within relaxed Si layers.

To produce such strained Si layers, it is known to grow a silicon film by epitaxy on a base composed of silicon and germanium.

Since germanium in equilibrium has a lattice parameter slightly greater than that of the silicon in equilibrium (greater by approximately 4%), the presence of germanium in a defined amount in the silicon thus makes it possible to slightly increase the lattice parameter compared with a base consisting only of silicon.

This silicon-germanium base (also called SiGe base) will thus strain the epitaxially grown Si film so as to make its lattice parameter substantially identical to its own.

5 In practice, a substrate made of bulk SiGe is not available on the market and the SiGe base is then generally composed of a single-crystal Si support substrate on which a relaxed SiGe layer is produced via a buffer layer.

10 The term "buffer layer" is understood to mean an intermediate layer between two crystallographic structures with different lattice parameters, having in the region of one of its faces a lattice parameter substantially identical to that of the first structure and in the region of its other face a lattice parameter substantially identical to that of the second structure.

15 The buffer layer inserted between the Si support substrate and the relaxed SiGe layer is generally made of SiGe, with a quantity-wise proportion of germanium which progressively increases through the thickness of the support substrate towards the relaxed layer.

Thus, it makes it possible to:

- gradually increase the germanium content from the support substrate towards the relaxed layer;
  - 20 - confine defects associated with the difference in lattice parameter so that they are buried;
  - give a sufficiently thick relaxed SiGe layer stability with respect to an Si film grown epitaxially on its surface in order to strain the latter so as to modify its lattice parameter without influencing that of the relaxed SiGe layer.
- 25

For all these reasons, the buffer layer must be sufficiently thick, typically having a value between one and three microns.

30 In the field of application of the present invention, this type of wafer is used as a donor in the sense that at least one layer of material is removed therefrom in order to transfer it to a receiving substrate.

This transfer generally comprises a first step of bonding the donor wafer to the receiving substrate.

35 A second step consists in keeping of the bonded donor wafer only at least one thin layer adjacent to the bonding region, by removing the superfluous parts from the donor wafer.

Several processes and techniques for transferring semiconductor layers, such as Si or SiGe layers, have thus been proposed, the donor wafer comprising in succession a single-crystal silicon support substrate and a thickness of SiGe.

Zhi-Yuan Cheng et al. of Massachusetts Institute of Technology have presented, in a document entitled "*SiGe-On-Insulator (SGOI): Substrate Preparation and MOSFET Fabrication for Electron Mobility Evaluation*" (2001 IEEE International SOI Conference, 10/01), two known techniques for transferring layers from the said donor wafer comprising an SiGe buffer layer:

- the first layer transfer technique is called "etch-back": it consists in removing, by chemical-mechanical means, the single-crystal Si support substrate and the SiGe buffer layer after bonding the donor wafer to the receiving substrate.

In particular, etching called "selective" etching is used to remove the buffer layer, as this has the ability of etching the strained SiGe of the buffer layer more easily than the relaxed SiGe of the surface layer. The relaxed SiGe layer then behaves as a "stop layer" for the etching, since the etching stops at least partly at the level thereof.

Finally, a strained Si film is then grown epitaxially on the relaxed SiGe layer in order to produce a strained Si-on-SiGe structure.

In this final structure, a layer of relaxed material (in this case, the layer of SiGe) is interposed between the layer of strained material (in this case the Si film) and the oxide. This may substantially reduce the technical performance expected of the Si/SiGe combination, and especially its electrical properties.

Thus, for example, the SiGe layer may have a tendency to increase the circuit capacitances and therefore reduce the switching rates of the electronic components to be produced or produced in the Si/SiGe active part.

The fabrication of electronic components in the active part of such a structure comprising this combination having two layers on insulator also has the risk of being complex to carry out, especially by the creation of lateral insulating regions in the on-insulator combination.

This process furthermore limits the application to the production of an Si/SiGe-on-insulator structure and provides no solution to the production, for example, of a strained Si-on-insulator structure.

Other etch-back techniques and processes have been proposed, for example, in document US 5 013 681, in which an unstrained Si layer is especially transferred.

- the second layer transfer technique reported in the document by Zhi-Yuan Cheng et al. is based on the "Smart-Detachment<sup>®</sup>" technology of the Applicant, known to those skilled in the art, and descriptions of which

may be found in a number of works dealing with wafer reduction techniques: it consists, before bonding, in implanting species into the relaxed SiGe layer so as to create therein an embrittlement zone, at which, after bonding, the donor wafer is detachment.

5       What is obtained therefore is, on the one hand, a donor wafer, stripped of part of the relaxed SiGe layer, and, on the other hand, a structure comprising, bonded together, a removed thin layer of relaxed SiGe and the receiving substrate.

10       The Smart-Detachment® technique is advantageous in that it affords the possibility of recycling the donor wafer instead of sacrificing it, unlike the etch-back technique.

Other processes have been proposed, using the two techniques simultaneously.

15       Documents US 5 882 987 and US 6 323 108 thus disclose an overall process for producing SeOI structures from a donor wafer comprising in succession a single-crystal Si base support substrate, an SiGe layer and an epitaxially grown Si film bonded to an oxidized support substrate.

20       The Smart-Cut® technique is employed, creating, before bonding, an embrittlement zone in the Si support substrate and, after bonding, causing detachment in the donor wafer in this region.

A structure consisting in succession of part of the Si support substrate, the SiGe layer and the epitaxially grown Si film is thus removed, the whole assembly being bonded to the oxidized receiving substrate.

25       Two successive selective etching operations are then carried out on the structure in order firstly to remove the remaining part of the Si support substrate with an etching solution such that the SiGe layer forms a stop layer and then in order to remove the SiGe layer with an etching solution such that the Si film forms a stop layer.

30       The structure obtained at the end is an SeOI structure with a surface Si layer.

35       The main objective of this process is to produce an SeOI structure with a silicon layer which is both very thin and very uniform through the thickness, using a process which can avoid a finishing step which would otherwise be prejudicial to the quality of the silicon layer.

The main objective of this process is not, however, to produce an SeOI structure with a strained silicon layer.

The SiGe layer used to produce the SeOI structure during implementation of this process has, moreover, a typical thickness of

between 0.01 and 0.2 microns, a thickness insufficient, as seen above, to claim to fulfil the role of a buffer layer between the Si support substrate and a potential relaxed SiGe layer.

5 The silicon of the film grown epitaxially on the SiGe layer and constituting the Si layer of the final SeOI structure therefore seems to be little strained or unstrained, and therefore does not meet the main objective of the invention which is subject of the present document, explained above, which relates to the production of a structure comprising a strained Si layer so as to benefit from its useful electrical properties, especially in SeOI  
10 structures.

This type of process therefore seems to be unsuitable for producing a structure comprising a strained Si layer.

The IBM document by L.J. Huang et al. ("*SiGe-On-Insulator prepared by wafer bonding and layer transfer for high-performance field-effect transistors*", Applied Physics Letters, 26/02/2001, Vol. 78, No. 9)  
15 discloses for example a process of producing an Si/SGOI structure with strained silicon, starting from a donor wafer comprising in succession a single-crystal Si support substrate, an SiGe buffer layer and a relaxed SiGe layer.

20 The process employed consists in using the Smart-Cut<sup>®</sup> technique in the relaxed SiGe layer, thus making it possible, after bonding to an oxidized receiving substrate and after detachment in the embrittlement zone created beforehand, to produce an SGOI structure with relaxed SiGe.

Finally, a film of strained Si is then epitaxially grown on the relaxed  
25 SiGe layer in order to produce an Si/SGOI structure.

In this final structure, a layer of relaxed material (i.e. the SiGe layer) is subjacent to the layer of strained material (i.e. the Si film). This may be prejudicial to the performance, especially the electronic performance, expected in this case of the layer of strained material, as already  
30 mentioned above.

This process furthermore limits the application to the production of such an Si/SiGe-on-insulator structure and does not provide a solution to the production, for example, of a strained Si-on-insulator structure.

As regards document WO 01/99169, this proposes processes of  
35 producing, from a wafer consisting in succession of an Si substrate, an SiGe buffer layer, a relaxed SiGe layer and, optionally, a layer of strained Si or SiGe, a final structure with the relaxed SiGe layer on the optional other strained Si or SiGe layer.

The technique employed to produce such a structure involves, after bonding the wafer to a receiving substrate, removal of material from the wafer that it is not desired to retain, by selectively etching the Si substrate and the SiGe buffer layer.

5 It transpires that this technique does make it possible to achieve layer thicknesses that are particularly thin and homogeneous through the thickness, but it does entail, however, the destruction of the Si substrate and of the SiGe buffer layer by chemical etching.

10 These processes do not therefore afford the possibility of reusing part of the wafer, and especially at least part of the buffer layer, for a new layer transfer.

WO 02/15244 document describes a source wafer, provided before transfer, comprising relaxed SiGe layer/strained Si/SiGe layer/buffer SiGe layer/Si substrate structure.

15 Then, the transfer consists of doing a Smart-Cut® process at the strained Si layer level.

In these conditions, this strained Si layer is a sacrificial layer, and can not become a useful layer in the formed final structure.

20 WO 02/15244 document describes as well a production of a strained Si/SGOI structure after having transferred a SiGe layer (from a source wafer comprising in succession a relaxed SiGe layer/SiGe buffer layer/Si substrate structure) and after having grown a Si layer on the transferred SiGe.

25 These processes do not provide a solution to the production of a simple strained silicon-on-insulator structure.

To avoid these drawbacks and the other disadvantages mentioned above, as well as others, the present invention proposes, according to a first aspect, a method of producing a structure comprising a thin layer of strained semiconductor material obtained from a donor wafer, the donor  
30 wafer comprising a lattice parameter matching layer comprising an upper layer of a material chosen from semiconductor materials having a first lattice parameter, characterized in that it comprises the following steps:

(a) growth of a film of a material chosen from semiconductor materials on the upper layer of the matching layer, which film being of  
35 material having a nominal lattice parameter substantially different from the first lattice parameter, wherein the grown film has a thickness small enough to keep the first lattice parameter of the upper layer of the underlyed matching layer and thus to be strained;

(b) formation of an embrittlement zone in the matching layer;

- 7 -

(c) bonding of a receiving substrate with the donor wafer on the film side; and

(d) removal of a part of the donor wafer, comprising supply of energy in order to detach at the embrittlement zone level, the part of the donor wafer comprising the film, thus forming the structure to produce.

Other preferred aspects of the process according to the invention are the following:

- a process for correcting the surface roughness is carried out after step (d), on the surface of the unremoved part of the matching layer;
- step (d) further comprises the removal of the matching layer which remains after the supply of energy;
- the removal of the part of the matching layer which remains, comprises at least one operation of selective etching of the matching layer which remains with respect to the material constituting the film;
- it further comprises a growth of a material being substantially the same as the one of the film, on the film;
  - the film thickened by the growth of material :
    - ✓ has a thickness more important than the standard critical thickness beyond which this material usually stops to be substantially elastically strained; and
    - ✓ is substantially elastically strained.
  - after step (a), a step of growing at least one growth layer on the film is additionally carried out, so that the film stays substantially elastically strained;
  - the growth layer has a nominal lattice parameter substantially identical to the first lattice parameter;
  - between step (a) and step (c), steps of growing, on the film, of layers which are not substantially decreasing the strained state of the film are additionally carried out, these growth layers forming a multilayer structure having a respective alternation of layer having the first lattice parameter and of layer strained to have the first lattice parameter, the growth layer directly made on film being a layer having the first lattice parameter;
  - between step (a) and step (c), a step of forming at least one bonding layer between the receiving substrate and the donor wafer is additionally carried out, the bonding layer being formed on the receiving substrate and/or on the bonding face of the donor wafer;
  - the bonding layer is made of silica;



- 8 -

- step (c) of the bonding is carried out by molecular adhesion (wafer bonding).
- the bonding is accompanied by a thermal treatment in order to strengthen the bonds;
- 5       - the embrittlement zone is formed in step (b) by implantation of atomic species into the matching layer, at a depth substantially equal to the implant depth;
- before step (a), the embrittlement zone is formed in step (b) by porosification of a layer beneath the film;
- 10       - the film of strained material is made of silicon and the matching layer is made of silicon-germanium, the matching layer comprising a buffer layer with a germanium concentration that increases through the thickness and the upper layer which is relaxed beneath the strained film;
- that part of the matching layer not removed after the supply of  
15       energy during step (d), is at least part of the upper relaxed silicon-germanium layer of the matching layer;
- the growth layer is made of relaxed silicon-germanium, with a germanium concentration substantially equal to the germanium concentration of the relaxed upper layer of the matching layer;
- 20       - the receiving substrate is made of silicon;
- the wafer comprises at least one layer furthermore containing carbon, with a carbon concentration in the layer substantially less than or equal to 50%; and
- the wafer comprises at least one layer furthermore containing  
25       carbon, with a carbon concentration in the layer substantially less than or equal to 5%.

According to a second aspect, the invention provides the following semiconductor-on-substrate structures produced in accordance with the above method :

- 30       - intermediate semiconductor-on-substrate structure produced in accordance with the method according to one of the preceding Claims, the thickness of semiconductor of the structure comprises a part of the matching layer and the film, the substrate being the receiving substrate, characterized in that the free surface of the part of the matching layer  
35       exhibits features of post-detachment embrittlement zone surface.
- intermediate semiconductor-on-substrate structure, according to the preceding claim and produced according to claim 8, characterized in that it further comprises a layer of a semiconductor material substantially

the same as the material of the remainder part of the matching layer, being between the substrate and the film.

- semiconductor-on-substrate structure characterized in that the thickness of semiconductor of the semiconductor-on-insulator structure consists of the film and of a multilayer structure on the film, the multilayer structure having an alternation of layers having the first lattice parameter and of layer strained to have the first lattice parameter (the growth layer directly adjacent to the film being a layer having the first lattice parameter), the substrate being the receiving substrate, the film being on the multilayer structure and the multilayer structure being on the substrate.

- structure semiconductor-on-insulator characterized in that its semiconductor layer comprises a film which is strained even if its thickness is more important than the standard critical thickness beyond which the material of the film, usually stops to be substantially elastically strained.

- one of the four preceding structures is characterized in that it comprises layer of an electrically insulating material underlying the thickness of the semiconductor of the structure, so that the structure is a semiconductor-on-insulator structure.

- structure according to one of the five ones, characterized in that the film is of silicon.

- structure according to the preceding one, characterized in that it comprises a SiGe layer adjacent to the film.

Further aspects, objects and advantages of the present invention will be more clearly apparent on reading the following detailed description of the implementation of preferred processes thereof, these being given by way of non-limiting example and with reference to the appended drawings, in which:

- Figure 1 shows the various steps of a first process for producing an electronic structure comprising a thin layer of strained silicon according to the invention;

- Figure 2 shows the various steps of a second process for producing an electronic structure comprising a thin layer of strained silicon according to the invention;

- Figure 3 shows the various steps of a third process for producing an electronic structure comprising a thin layer made of strained silicon according to the invention; and

- Figure 4 shows the various steps of a fourth process for producing an electronic structure comprising a thin layer of strained silicon according to the invention.

It is a main objective of the present invention to provide a reliable process for transferring a film of strained material from a donor wafer to a receiving substrate, the assembly then forming the desired electronic structure, without relaxing the strain within the film during transfer.

5 An example of a process according to the invention will now be described below, which starts, with reference to Figures 1a, 2a, 3a and 4a, from a donor wafer 10 consisting firstly of a single-crystal silicon support substrate 1 and an SiGe lattice parameter matching layer 2.

10 The expression "lattice parameter matching layer" denotes any structure behaving as a buffer layer and having, on the surface, a layer of substantially relaxed material without an appreciable number of structural defects, such as dislocations.

Thus, in our example, it will be advantageous to choose an SiGe matching layer 2 consisting in succession of an SiGe buffer layer and a relaxed SiGe layer on the surface.

15 The buffer layer preferably has a germanium concentration which grows uniformly from the interface with the support substrate 1, for reasons which were explained above. Its thickness is typically between 1 and 3 micrometres in order to obtain good structural relaxation on the surface.

20 The relaxed SiGe layer has advantageously been formed by epitaxy on the surface of the buffer layer and its thickness may vary widely depending on the case, with a typical thickness of between 0.5 and 1 micron.

25 The germanium concentration in the silicon within the relaxed SiGe layer is typically between 15% and 30% in order to obtain, during the next step (shown by Figures 1b, 2b, 3b or 4b), an epitaxially grown Si film 3 sufficiently strained in order to have appreciable electrical properties and not too strained so as to prevent internal structural defects from appearing.

30 This 30% limitation represents a typical limitation in the current techniques, but this may be caused to change in the coming years.

With reference to Figures 1b, 2b, 3b and 4b, an Si film 3 is grown on the SiGe matching layer 2.

35 The Si film 3 is advantageously formed by epitaxy using known techniques such as CVD (chemical vapour deposition) and MBE (molecular beam epitaxy) techniques.

The silicon of the film 3 is then obliged by the matching layer 2 to increase its nominal lattice parameter in order to make it substantially identical to that of its growth substrate and thus introduce internal tensile strains.

- 11 -

These modifications of its internal crystallographic structure will increase the mobility of the charge carriers (such as holes and electrons) by modifying the energy band structure of the silicon crystal.

The electrical properties desired in this invention are thus obtained.

5 However, it is necessary to form quite a thin Si film 3: too great a film thickness would in fact cause at least relative relaxation of the strain in the thickness of the film towards the nominal lattice parameter of the silicon.

10 The thickness of the film 3 is thus typically less than 20 nanometers, preferably between 10 and 20 nanometers; above 20 nanometers there is a risk of substantial relaxation of the strain that is desired in the present invention, and below 10 nanometers there is a risk of the thickness of the film causing problems in the fabrication of certain electronic components.

15 Once this donor wafer 10 containing a strained Si film 3 has been produced, one difficulty resides in implementing a reliable process for transferring the strained film 3 from the donor wafer 10 onto a receiving substrate 4, the whole assembly then forming the desired electronic structure 20 without any relaxation of the strain within the film 3 during transfer.

20 To solve this particular difficulty, several methods of implementation may be suggested:

According to a first method of implementing the process according to the invention, with reference to Figures 1c and 2c, a receiving substrate 4 is attached to the surface of the strained film 3.

25 This receiving substrate 4 may, for example, be made of silicon or may consist of other types of material.

30 The receiving substrate 4 is attached by bringing it into intimate contact with the strained Si film 3 and carrying out bonding, in which molecular adhesion between the substrate 4 and the film 3 is advantageously effected.

This bonding technique, as well as variants, is especially described in the document entitled "*Semiconductor Wafer Bonding*" (Science and Technology, Interscience Technology) by Q.Y. Tong, U. Gösele and Wiley.

35 If necessary, bonding is accompanied by an appropriate prior treatment of the respective surfaces to be bonded and/or by supplying thermal energy and/or supplying an additional bonding layer.

Thus, for example, a thermal treatment carried out during bonding allows the bonds to be strengthened.

Bonding may also be reinforced by a bonding layer inserted between the film 3 and the receiving substrate 4, which makes it possible to produce molecular bonds both with the film 3 and with the material constituting the bonding face of the receiving substrate 4 which are stronger than those existing between the film 3 and the receiving substrate 4.

Thus, silicon oxide (also called silica or  $\text{SiO}_2$ ) is a material that may be chosen for producing such a bonding layer, since it exhibits good adhesion with the silicon of the film 3. The silica may be formed on the film 3 and/or on the receiving substrate 4 by  $\text{SiO}_2$  deposition or by thermal oxidation on the respective bonding surfaces.

Advantageously, the material constituting the bonding face of the receiving substrate 4 and/or the material of the bonding layer optionally formed is electrically insulating, so that there exists an insulating layer directly adjacent to the strained Si film 3: a conducting or semiconducting material directly adjacent to the film 3 could in fact impair the electrical effects desired here in a structure consisting of the combination of the two materials.

This advantageous choice of insulating material adjacent to the film 3 becomes particularly necessary when the structure 20 that it is desired to produce in the end is an SeOI structure, the semiconductor layer of the SeOI structure then being the transferred film 3 of strained Si.

Moreover, the receiving substrate 4 bonded to the strained Si film 3 makes it possible to retain substantially the strained structural state of the strained Si of the film 3, this being so even if the donor wafer 10 on which the strained Si film 3 has been grown epitaxially is removed, the strain within the film 3 being mainly ensured after transfer by the bonding forces existing between the film 3 and the receiving substrate 4.

Transfer of the strained film 3 from the donor wafer 10 to the receiving substrate 4 without relaxing the strain within the film 3 is thus made possible, thereby solving the abovementioned difficulty.

The receiving substrate 4 furthermore constitutes a mechanical support sufficiently rigid to sustain the strained Si film 3 and protect it from any mechanical stresses coming from the outside.

Once the receiving substrate 4 has been bonded, part of the donor wafer 10 is removed using one or more of the preferred techniques that will be explained later, in order to transfer the strained Si film 3 to the receiving substrate and to produce the desired structure 20.

In a first case, with reference to Figure 1d, substantially all that part of the donor wafer 10 on the matching layer 2 side in relation to the strained film 3 is removed.

Thus, a final strained Si-on-substrate structure, and in particular a strained Si-on-insulator structure (also called here an SOI structure), is obtained if the material subjacent to the strained Si film 3 is an electrical insulator.

In a second case, with reference to Figure 2d, the support substrate 1 and part of the matching layer 2 are removed.

Thus, a final SiGe-on-strained Si-on-substrate structure, and in particular an SiGe-on-strained Si-on-insulator structure (also called SiGe/SOI structure), is obtained if the material underlying the strained Si film 3 is an electrical insulator.

The removal of part of the matching layer 2 is advantageously carried out so as to preserve of the matching layer 2 on the structure 20, only at least part of the relaxed SiGe layer included in the matching layer 2 (and which had been epitaxially grown according to one particular method of producing the matching layer 2 explained above, on a buffer layer).

According to a second method of implementing the process according to the invention, with reference to Figures 3c and 4c, a relaxed SiGe layer 6 is grown on the strained Si film 3, by epitaxy (for example by CVD or MBE) advantageously before any bonding operation.

The Ge concentration in this layer 6 is advantageously and substantially the same as that of the SiGe present near the bonding face of the matching layer 2 so as to prevent this layer having an additional influence on the strain in the film 3.

In one particular method of implementation, further layers may be grown epitaxially on the SiGe layer, such as strained Si or SiC layers and SiGe or SiGeC layers respectively alternating in order to form a multilayer structure.

Referring to Figures 3d and 4d, a receiving substrate 4 is bonded to the relaxed SiGe layer 6 in a manner substantially identical to that explained above in the first method of implementation and relating to a receiving substrate 4 bonded to the strained film 3.

The bonding face of the donor wafer 10 is then the free face of the relaxed SiGe layer 6.

It should be pointed out that, unlike the first method of implementation, the bonds do not necessarily constitute the only means of preserving the strain in the film 3: this is because, if the relaxed SiGe

layer 6 is thick enough, it may participate in, or even guarantee, the preservation of the strain in the film 3 after these two layers have been transferred.

5 The thickness of the SiGe epilayer 6 may thus be judiciously chosen in this regard so as to preserve greater or lesser amounts of the strain in the Si layer.

As in the first method of implementation, once the receiving substrate 4 has been bonded, part of the donor wafer 10 is removed using one or more of the preferred techniques that will be explained below, in order to transfer  
10 the strained Si film 3 to the receiving substrate 4 and to produce the desired structure 20.

In a first case, with reference to Figure 3e, all that part of the donor wafer 10 on the matching layer 2 side in relation to the layer 6 is removed.

Thus, a final strained Si-on-relaxed SiGe-on-substrate structure, and  
15 in particular a strained Si-on-relaxed SiGe-on-insulator structure (also called an Si/SGOI structure), is obtained if the material underlying the relaxed SiGe layer 6 is an electrical insulator.

In a second case, with reference to Figure 4e, the Si support substrate 1 and part of the matching layer 2 are removed.

20 Thus, a final SiGe-on-strained Si-on-relaxed SiGe-on-substrate structure, and in particular an SiGe-on-strained Si-on-relaxed SiGe-on-insulator structure (also called an SiGe/Si/SGOI structure), is obtained if the material subjacent to the relaxed SiGe layer 6 is an electrical insulator.

Part of the matching layer 2 is advantageously removed so as to  
25 preserve of the matching layer 2 on the structure 20 only at least part of the relaxed SiGe layer present in the matching layer 2 (and which had been epitaxially grown, using one particular method of producing the matching layer 2 explained above, on a buffer layer).

Thus, by means of the process according to the invention several  
30 structures (shown for example in Figures 1d, 2d, 3e and 4e) comprising a layer of strained material can be produced, each having very specific electrical properties.

With reference to Figures 1d, 2d, 3e and 4e, removal of material constitutes the final step of producing such structures.

35 A first material removal operation consists in detachment the donor wafer in a region of the matching layer 2 that has previously been weakened therein.

Two known non-limiting techniques may thus perform such an operation.

A first technique, called the Smart-Detachment® technique, known to those skilled in the art (and descriptions of which may be found in a number of works dealing with wafer reduction techniques), consists in implanting atom species (such as hydrogen ions) and then in subjecting the implanted region, which then forms an embrittlement zone, to a heat treatment and/or mechanical treatment, or another supply of energy, in order to make the detachment in the embrittlement zone.

Detachment from an embrittlement zone thus formed in the matching layer 2 makes it possible to remove most of the wafer 10, in order to obtain a structure comprising the remainder of the matching layer 2, the strained Si film 3, optionally epitaxially grown overlayers such as the layer 6, the optional bonding layer and the receiving substrate 4.

A second technique consists in obtaining a weak interface by creating at least one porous layer, as described for example in document EP-A-0 849 788, and then in subjecting the weak layer to a mechanical treatment, or another supply of energy, in order to make the detachment in the weakened layer.

The weakened layer made of porous silicon is formed within the support substrate 1, between the support substrate 1 and the matching layer 2, in the matching layer 2 (for example between a buffer layer and a relaxed layer) or on the matching layer 2 (that is to say between the matching layer 2 and the strained Si film 3 or the optional relaxed SiGe layer 6).

To form a weakened layer within the support substrate 1, the porous layer is advantageously grown on a single-crystal Si support substrate and then a second growth is carried out on the porous layer, so as to grow a non-porous Si layer having substantially the same lattice parameter as the Si of the support substrate; the support substrate 1 then consists of the support substrate, the porous layer and the non-porous Si layer.

Detachment a weakened layer makes it possible to remove at least some of the wafer 10, in order to obtain a structure comprising the optional remainder of the wafer 10, the strained Si film 3, optionally epitaxially grown overlayers such as the layer 6, optionally the inserted bonding layer and the receiving substrate 4.

A treatment of the wafer 10, in order to remove the porous silicon which remains after the detachment, is advantageously carried out, such as an etching operation or a thermal treatment.

If the porous layer lies within the support substrate 1, a lapping, chemical-mechanical polishing and/or selective chemical etching



operations are then advantageously carried out in order to remove the remaining part of the support substrate 1.

These two non-limiting techniques make it possible to rapidly remove, en bloc, a substantial part of the wafer 10.

5 They also allow the possibility of reusing the removed part of the wafer 10 in another process, such as for example a process according to the invention.

Thus, if the part removed is the support substrate 1, an operation to reform a matching layer 2, a film 3 and an optional SiGe layer 6 and/or  
10 other layers may be carried out as described above, after the surface of the support substrate 1 has been polished.

If the removed part is the support substrate 1 and at least part of the matching layer 2, a possible reformation of another part of the matching layer 2, of a film 3 and of an SiGe layer 6 and/or other layers may be  
15 carried out as described above, after the surface of the remaining part of the matching layer 2 has been polished.

A second material removal operation after detachment the wafer 10 according, for example, to one of the above two techniques consists in correcting surface defects or in removing, if necessary, the remaining part  
20 of the matching layer 2.

If it is desired to remove all of the remaining part of the matching layer 2 (referring to Figures 1d and 3e), this operation may be carried out by selective chemical etching so that the strained Si film 3 undergoes little or no etching, thus forming an etching stop layer.

25 The remaining part of the matching layer 2 is in this case etched by wet etching using etching solutions having substantial selectivities with respect to the strained Si film 3, such as a solution comprising  $\text{HF}/\text{H}_2\text{O}_2/\text{CH}_3\text{COOH}$  (approximately 1/1000 selectivity) or HNA (hydrofluoric-nitric-acetic solution).

30 Dry etching operations may also be carried out in order to remove material, such as plasma etching, or by sputtering.

This chemical method has the main advantage of being quite rapid for thin layers to be removed and of avoiding the use of chemical-mechanical polishing finishing operations usually employed after  
35 detachment the wafer.

It thus makes it possible to maintain good surface quality and good thickness homogeneity of the strained Si film 3 obtained during its epitaxy, it having been unnecessary to carry out a mechanical finishing step in the case in which the material removal is completed by a single chemical

operation, thus preventing defects from appearing, such as strain-hardened regions, that such a mechanical finishing step is likely to cause.

In certain particular cases, soft polishing is, however, used in order to compensate for any small surface roughnesses.

5 However, the chemical etching operation may advantageously be preceded, especially in the case of a thicker layer to be removed, by mechanical or chemical-mechanical abrasion by lapping and/or chemical-mechanical polishing CMP of the remaining part of the matching layer 2.

10 If it is desired to maintain part of the matching layer 5 (referring to Figures 2d and 4e), it will be advantageous to choose a thermal treatment or a polishing, preferably chemical-mechanical polishing CMP, in order to remove any roughnesses and thickness homogeneities that might have appeared during detachment of the wafer 10.

15 However, etching selectivity with respect to the Ge concentration present in the matching layer 2 (and which increases with the thickness of the matching layer 2) may also be employed, the etching slowing down or stopping on the relaxed layer lying within the matching layer 2.

20 Wet etching with a solution comprising TMAH may, for example, be very suitable for carrying out such selective etching, the relaxed layer of the matching layer 2 having in this case a germanium concentration of between 20% and 30%.

25 These techniques are proposed by way of an example in the present document, but they do not in any way constitute a limitation, the invention covering all types of techniques suitable for removing material from a donor wafer 10 in accordance with the process according to the invention.

30 In one particular embodiment of the structure 20, one or more epitaxial depositions may be carried out on the donor wafer 10, such as epitaxial deposition of an SiGe or SiGeC layer, or epitaxial deposition of a strained Si or SiC layer, or successive epitaxial depositions of SiGe or SiGeC layers and strained Si or SiC layers in alternation, in order to form a multilayer structure.

Optionally, a growth of Si is operating on the film 3 to thicken it.

35 A first interest of doing a such growth of Si of re-finding the initial thickened of the film 3, which may nevertheless be thinned by soft polishing etching or event cleaning operation.

A second interest concerns the case of an insulating layer underlying the film 3 and being of a viscous material, as for example  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$ , wherein the film 3 can be thickened so that its thickness becomes

more important than the "standard Si critical thickness", without losing its elastic stress.

5 The "standard Si critical thickness" can be found from the stress ratio value of the film 3 and from the fact that this stress ratio can be directly associated with the Ge concentration of a  $\text{Si}_{1-x}\text{Ge}_x$  substrate (i.e. the x value) on which the film 3 had been or would have been grown ; if the stress ratio of the film 3 has not changed since the growth of the film 3, the associated Ge concentration is those of the  $\text{Si}_{1-x}\text{Ge}_x$  substrate on which the film 3 has been grown before transfer.

10 The "standard critical thickness" value of the film 3 can thus be directly associated with a Ge concentration of a  $\text{Si}_{1-x}\text{Ge}_x$  substrate on which the film 3 had been or would have been grown. Some examples of "standard critical thickness" can then be found in "High-Mobility Si and Ge structures" of Friedrich Schaffler ("Semiconductor Science Technology" 12 (1997) 1515-1549).

15 Thus, the applicant notices that, in a structure including a viscous material layer and a strained Si film 3 on the viscous material layer, the critical thickness of the film 3 (beyond which the film 3 is not mainly elastically strained) is typically more important than its standard critical thickness.

20 This property may result from the viscosity of the insulator layer which should accommodate with the Si internal stress.

Thus, experience shows that it is possible to increase the thickness of the film 3 about 60 nanometers, without substantial loss of stress.

25 The thick strained Si layer can then be used as an active layer (taking thus advantage of electrons high mobility that a such material exhibits).

30 Having completed the final structure, a finishing step may optionally be carried out, such as finishing treatments, for example like an annealing operation in order to further strengthen the bonding interface between the donor wafer 10 and the receiving substrate 4.

35 The present invention is not limited to a SiGe lattice parameter matching layer 2, but also extends to a constitution of the matching layer 2 from other types of type III-V materials or other materials capable of straining the material of the epitaxially overgrown film 3 or another semiconductor material.

Finally, the present invention does not relate only to transferring a strained silicon film 3, but in general relates to transferring a film of any

- 19 -

type of semiconductor able to be strained and transferred according to a process of the invention.

In the semiconductor layers, other constituents may be added thereto, such as carbon with a carbon concentration in the layer in question  
5 substantially of less than or equal to 50% or more particularly with a concentration of less than or equal to 5%.

- 20 -

## CLAIMS

1. Method of producing a structure comprising a thin layer of strained semiconductor material obtained from a donor wafer (10), the donor wafer (10) comprising a lattice parameter matching layer (2) comprising an upper layer of a material chosen from semiconductor materials having a first lattice parameter, characterized in that it comprises the following steps:
- 5 (a) growth of a film (3) of a material chosen from semiconductor materials on the upper layer of the matching layer (2), which film (3) being of material having a nominal lattice parameter substantially different from the first lattice parameter, wherein the grown film has a thickness small enough to keep the first lattice parameter of the upper layer of the underlying matching layer and thus to be strained;
- 10 (b) formation of an embrittlement zone in the matching layer (2);
- 15 (c) bonding of a receiving substrate (4) with the donor wafer (10) on the film (3) side; and
- (d) removal of a part of the donor wafer (10), comprising supply of energy in order to detach at the embrittlement zone level, the part of the donor wafer (10) comprising the film (3), thus forming the structure to produce.
- 20
2. Method of producing a structure according to the preceding claim, characterized in that a process for correcting the surface roughness is carried out after step (d), on the surface of the unremoved part of the matching layer (5).
- 25
3. Method of producing a structure according to claim 1, characterized in that step (d) further comprises the removal of the matching layer (2) which remains after the supply of energy.
- 30
4. Method of producing a structure according to the preceding claim, characterized in that the removal of the part of the matching layer which remains, comprises at least one operation of selective etching of the matching layer (2) which remains with respect to the material constituting the film (3).
- 35
5. Method of producing a structure according to the preceding claim, characterized in that it further comprises :

- 21 -

- a formation of a layer made of a material which becomes viscous from a predetermined temperature, on the surface of the receiving substrate (4), before the step (c) ;
- a growth of a material being substantially the same as the one of the film (3), on the film (3), after having removing the remained matching layer (2) in step (d).

6 Method of producing a structure according to the preceding claim, characterized in that the film (3) thickened by the growth of material :

- has a thickness more important than the standard critical thickness beyond which this material usually stops to be substantially elastically strained ; and
- is substantially elastically strained.

7 Method of producing a structure according to one of the preceding claims, characterized in that, after step (a), a step of growing at least one growth layer (6) on the film (3) is additionally carried out, so that the film (3) stays substantially elastically strained.

8 Method of producing a structure according to the preceding claim, characterized in that the growth layer (6) has a nominal lattice parameter substantially identical to the first lattice parameter.

9 Method of producing a structure according to one of Claims 1 to 8, characterized in that, between step (a) and step (c), steps of growing, on the film (3), of layers which are not substantially decreasing the strained state of the film (3) are additionally carried out, these growth layers forming a multilayer structure having a respective alternation of layer having the first lattice parameter and of layer strained to have the first lattice parameter, the growth layer (6) directly made on film (3) being a layer having the first lattice parameter.

10 Method of producing a structure according to one of the preceding claims, characterized in that, between step (a) and step (c), a step of forming at least one bonding layer between the receiving substrate (4) and the donor wafer (10) is additionally carried out, the bonding layer being formed on the receiving substrate (4) and/or on the bonding face of the donor wafer (10).

- 11 Method of producing a structure according to the preceding claim,  
characterized in that the bonding layer is made of silica.
- 12 Method of producing a structure according to one of the preceding  
5 claims, characterized in that step (c) of the bonding is carried out by  
molecular adhesion (wafer bonding).
- 13 Method of producing a structure according to one of the preceding  
claims, characterized in that the bonding is accompanied by a thermal  
10 treatment in order to strengthen the bonds.
- 14 Method of producing a structure according to one of the preceding  
claims, characterized in that the embrittlement zone is formed in step (b) by  
implantation of atomic species into the matching layer (2), at a depth  
15 substantially equal to the implant depth.
- 15 Method of producing a structure according to one of Claims 1 to 13,  
characterized in that, before step (a), the embrittlement zone is formed in  
step (b) by porosification of a layer beneath the film (3).  
20
- 16 Method of producing a structure according to one of the preceding  
claims, characterized in that the film (3) of strained material is made of  
silicon and the matching layer (2) is made of silicon-germanium, the  
matching layer (2) comprising a buffer layer with a germanium  
25 concentration that increases through the thickness and the upper layer  
which is relaxed beneath the strained film (3).
- 17 Method of producing a structure according to the preceding claim,  
characterized in that that part of the matching layer (5) not removed after  
30 the supply of energy during step (d), is at least part of the upper relaxed  
silicon-germanium layer of the matching layer (2).
18. Method of producing a structure according to either of the two  
preceding claims, combined with one of the Claims 7 to 9, characterized in  
35 that the growth layer (6) is made of relaxed silicon-germanium, with a  
germanium concentration substantially equal to the germanium  
concentration of the relaxed upper layer of the matching layer (2).

- 19 Method of producing a structure according to one of the preceding claims, characterized in that the receiving substrate (4) is made of silicon.
- 20 Method of producing a structure according to one of the preceding  
5 claims, characterized in that the wafer (10) comprises at least one layer furthermore containing carbon, with a carbon concentration in the layer substantially less than or equal to 50%.
- 21 Method of producing a structure according to one of the preceding  
10 claims, characterized in that the wafer (10) comprises at least one layer furthermore containing carbon, with a carbon concentration in the layer substantially less than or equal to 5%.
- 22 Intermediate semiconductor-on-substrate structure (20) produced in  
15 accordance with the method according to one of the preceding Claims, the thickness of semiconductor of the structure (20) comprises a part of the matching layer (5) and the film (3), the substrate being the receiving substrate (4), characterized in that the free surface of the part of the  
20 matching layer (5) exhibits features of post-detachment embrittlement zone surface.
- 23 Intermediate semiconductor-on-substrate structure, according to the preceding claim and produced according to claim 8, characterized in that it  
25 further comprises a layer of a semiconductor material substantially the same as the material of the remainder part of the matching layer (5), being between the substrate and the film (3).
24. Semiconductor-on-substrate structure (20) produced in accordance  
30 with the method according to Claim 9, characterized in that the thickness of semiconductor of the semiconductor-on-insulator structure (20) consists of the film (3) and of a multilayer structure on the film (3), the multilayer structure having an alternation of layers having the first lattice parameter and of layer strained to have the first lattice parameter (the growth layer (6) directly adjacent to the film (3) being a layer having the first lattice  
35 parameter), the substrate being the receiving substrate (4), the film (3) being on the multilayer structure and the multilayer structure being on the substrate (4).



25 Structure semiconductor-on-insulator produced by the method  
according to claim 6, characterized in that its semiconductor layer  
comprises a film (3) which is elastically strained even if its thickness is  
more important than the standard critical thickness beyond which the  
5 material of the film (3) usually stops to be substantially elastically strained.

26 Structure (20) according to one of the four preceding claims,  
characterized in that it comprises layer of an electrically insulating material  
underlying the thickness of the semiconductor of the structure (20), so that  
10 the structure (20) is a semiconductor-on-insulator structure.

27 Structure according to one of the five last claims, characterized in  
that the film (3) is of silicon.

15 28. Structure according to the preceding claim, characterized in that it  
comprises a SiGe layer adjacent to the film (3).




FIG. 1a




FIG. 1b




FIG. 1c




FIG. 1d

2 / 4




FIG. 2a




FIG. 2b




FIG. 2c




FIG. 2d

3 / 4




FIG. 3a




FIG. 3b




FIG. 3c




FIG. 3d




FIG. 3e

4 / 4




FIG. 4a




FIG. 4b




FIG. 4c




FIG. 4d




FIG. 4e

## INTERNATIONAL SEARCH REPORT

Internat. Application No.

PCT/IB 03/03341

A. CLASSIFICATION OF SUBJECT MATTER  
 IPC 7 H01L21/762 H01L21/20

According to International Patent Classification (IPC) or in both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 02 15244 A (CHENG ZHI YUAN) 21 February 2002 (2002-02-21) cited in the application	1-3, 10-14, 16,17, 19,22, 26-28
Y	page 4, line 12 -page 5, line 1; figure 1A page 5, line 21 - line 25; figures 1B,1C page 7, line 34 -page 8, line 7; figure 7 page 8, line 17 - line 23; figure 8 claims 1-4,6,9,-11,15,10,11,15,30-33,35,38,39	1,3-8, 10-17, 19-23, 25-28 9,24
A	---	-/--

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents:

\*A\* document defining the general state of the art which is not considered to be of particular relevance

\*E\* earlier document but published on or after the international filing date

\*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

\*O\* document referring to an oral disclosure, use, exhibition or other means

\*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*Z\* document member of the same patent family

Date of the actual completion of the international search

20 November 2003

Date of mailing of the international search report

02/12/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
 NL - 2280 HV Rijswijk  
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
 Fax: (+31-70) 340-3016

Authorized officer

Klopfenstein, P

## INTERNATIONAL SEARCH REPORT

 Internat  
 Application No  
 PCT/IB 03/03341

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 23, 10 February 2001 (2001-02-10) -& JP 2001 168342 A (FUJITSU LTD), 22 June 2001 (2001-06-22) abstract paragraph '0005! - paragraph '0006!; figure 2 paragraph '0019! - paragraph '0021!; figures 3A-3C paragraph '0024! - paragraph '0030!; figures 5A-6E paragraph '0031! - paragraph '0033!; figures 7A,7B	22-24, 26-28
Y A	---	5,6,23, 25 1,3,5, 7-13,16, 18,19
X	WO 01 99169 A (MASSACHUSETTS INST TECHNOLOGY) 27 December 2001 (2001-12-27) cited in the application page 19, line 19 -page 21, line 4; figures 11A-11F	22,23, 26-28
Y A	---	7,8 1,3-5, 10-13, 16-19
Y	US 6 323 108 B1 (HOBART KARL D ET AL) 27 November 2001 (2001-11-27) cited in the application  column 1, line 5 - line 16 column 3, line 13 - line 20 column 3, line 36 - line 53 column 5, line 11 - line 27; figure 1A column 5, line 38 - line 44 column 5, line 57 -column 6, line 56; figures 1B-1E column 7, line 12 - line 25 column 8, line 10 - line 22; claims 1-9,11-13	1,3,4,7, 8,10-17, 19-23, 26-28
A	---	5,24,25
X	US 6 059 985 A (NUMASAWA YOICHIRO ET AL) 9 May 2000 (2000-05-09) column 1, line 9 - line 14 column 2, line 43 -column 4, line 5; figures 1-4	22-24, 26-28
A	---	1,3-5, 9-13, 16-19
	---	-/--

## INTERNATIONAL SEARCH REPORT

Intern: , plication No

PCT/IB 03/03341

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,X	WO 02 080241 A (IBM) 10 October 2002 (2002-10-10)  paragraph '0002! paragraph '0006! paragraph '0011! - paragraph '0017!; figure 1 paragraph '0019!	1,3,4,7, 10-12, 14,17, 19,22, 26-28
P,A	-----	5,6,15, 16,25
P,X	WO 02 071493 A (AMBERWAVE SYSTEMS CORP) 12 September 2002 (2002-09-12) page 1, line 12 - line 30 page 4, line 18 - line 25; figure 1 page 6, line 22 -page 7, line 13; figures 4A-4D page 7, line 22 -page 8, line 7; figures 5A-5D,6A-6D page 8, line 33 -page 9, line 19; figure 8A page 12, line 14 - line 24; figures 12A,13A	22-24, 26-28
P,A	-----	1,2,7-9, 16-19
A	WO 02 27783 A (IBM UK ;IBM (US)) 4 April 2002 (2002-04-04)  page 1, paragraph 2 page 4, paragraph 6 -page 7, paragraph 1; figures 1-4 page 7, paragraph 5 page 9, paragraph 3; figure 7	1,2,7,8, 10-14, 16-19, 22,23, 26-28
A	US 2002/030227 A1 (MAYANK T. BULSARA ET AL.) 14 March 2002 (2002-03-14)  paragraph '0007! paragraph '0009! - paragraph '0010! paragraph '0025! - paragraph '0027!; figure 4 paragraph '0047!; figure 11 paragraph '0049! - paragraph '0050!; figures 12,13	1,7,8, 22,23, 26-28
A	----- -/-	1,5,6,17



## INTERNATIONAL SEARCH REPORT

Intern

Application No

PCT/IB 03/03341

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>MIZUNO T ET AL: "High performance strained-Si p-MOSFETs on SiGe-on-insulator substrates fabricated by SIMOX technology" ELECTRON DEVICES MEETING, 1999. IEDM TECHNICAL DIGEST. INTERNATIONAL WASHINGTON, DC, USA 5-8 DEC. 1999, PISCATAWAY, NJ, USA, IEEE, US, 5 December 1999 (1999-12-05), pages 934-936, XP010372110 ISBN: 0-7803-5410-9 the whole document -----</p>	<p>1,7,8, 16,18, 19,22, 23,26-28</p>

## INTERNATIONAL SEARCH REPORT

Int. application No.

PCT/IB 03/03341

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 0215244	A	21-02-2002	EP 1309989 A2 WO 0215244 A2 US 2003155568 A1 US 2003168654 A1 US 2002072130 A1	14-05-2003 21-02-2002 21-08-2003 11-09-2003 13-06-2002
JP 2001168342	A	22-06-2001	NONE	
WO 0199169	A	27-12-2001	AU 6857701 A EP 1295319 A2 WO 0199169 A2	02-01-2002 26-03-2003 27-12-2001
US 6323108	B1	27-11-2001	NONE	
US 6059985	A	09-05-2000	JP 9283459 A KR 269041 B1 TW 406345 B	31-10-1997 16-10-2000 21-09-2000
WO 02080241	A	10-10-2002	US 2002140031 A1 WO 02080241 A1	03-10-2002 10-10-2002
WO 02071493	A	12-09-2002	US 2002123167 A1 US 6593641 B1 WO 02071493 A2 WO 02071495 A1 WO 02071491 A1 WO 02071488 A1 US 2003077867 A1 US 2003089901 A1 US 2002123183 A1 US 2002125497 A1	05-09-2002 15-07-2003 12-09-2002 12-09-2002 12-09-2002 12-09-2002 24-04-2003 15-05-2003 05-09-2002 12-09-2002
WO 0227783	A	04-04-2002	US 6524935 B1 AU 9202401 A EP 1320883 A1 WO 0227783 A1 TW 512487 B	25-02-2003 08-04-2002 25-06-2003 04-04-2002 01-12-2002
US 2002030227	A1	14-03-2002	EP 1252659 A1 JP 2003520452 T WO 0154202 A1	30-10-2002 02-07-2003 26-07-2001

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau




(43) International Publication Date  
15 January 2004 (15.01.2004)

PCT

(10) International Publication Number  
**WO 2004/006327 A2**

- (51) International Patent Classification<sup>7</sup>: **H01L 21/762**
- (21) International Application Number: PCT/IB2003/003466
- (22) International Filing Date: 9 July 2003 (09.07.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 02/08600 9 July 2002 (09.07.2002) FR
- (71) Applicant (for all designated States except US): **S.O.I. TEC SILICON ON INSULATOR TECHNOLOGIES** [FR/FR]; Parc Technologique des Fontaines, Chemin des Franques, F-38190 Bernin (FR).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **GHYSELEN, Bruno** [FR/FR]; 58, rue Georges Maeder, F-38170 Seyssinet-Pariset (FR). **AULNETTE, Cécile** [FR/FR]; 3, Place des Tilleuls, F-38000 Grenoble (FR). **OSTERNAUD, Bénédite** [FR/FR]; 26, Rue Lieutenant Fiancéy, F-38120 Saint Egreve (FR). **DAVAL, Nicolas** [FR/FR]; 15 Boulevard Maréchal Leclerc, F-38000 Grenoble (FR).
- (74) Agents: **MARTIN, Jean-Jacques** et al.; Cabinet Regimbeau, 20, rue de Chazelles, F-75847 Paris Cedex 17 (FR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**  
— without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: TRANSFER OF A THIN LAYER FROM A WAFER COMPRISING A BUFFER LAYER



(57) Abstract: Method of producing a structure comprising a thin layer of semiconductor material obtained from a wafer (10), the wafer (10) comprising a lattice parameter matching layer (2) comprising an upper layer of semiconductor material having a first lattice parameter; a film (3) of semiconductor material having a nominal lattice parameter substantially different from the first lattice parameter, said grown film (3) being strained by the matching layer (2), a relaxed layer (4) a nominal lattice parameter to substantially identical to the first lattice parameter, the method comprising transfer of the relaxed layer (4) and the strained film (3) to a receiving substrate (5) and enrichment in an element other than silicon of the relaxed layer (4), thus increasing the relaxed layer (4) lattice parameter.

WO 2004/006327 A2

## "TRANSFER OF A THIN LAYER FROM A WAFER COMPRISING A BUFFER LAYER"

The present invention relates to a transfer of thin layers from a wafer to a receiving substrate, in order to form structures such as a semiconductor-on-insulator structures, also called a SeOI (Semiconductor-on-insulator) structures.

A first object of a such transfer is usually to produce electronic structures whose active layer, that is to say the layer which comprises or which will comprise the electronic components, is particularly thin and particularly homogeneous through the thickness.

A second object of the transfer can also be to produce these structures by transferring the active layer onto a receiving substrate from a wafer comprising a buffer layer.

A third object of the transfer may be to provide the possibility of reusing part of the wafer, and especially at least part of the buffer layer, for another transfer.

The term "buffer layer" is understood to mean a layer intermediate between two crystallographic structures with different lattice parameters, having in the region of one of its faces a lattice parameter substantially identical to that of the first structure and in the region of its other face a lattice parameter substantially identical to that of the second structure.

Thus, a wafer may, for example, comprise a single-crystal silicon (also called Si) wafer on which a relaxed layer of silicon-germanium (also called SiGe) is produced by means of a buffer layer, despite the difference in lattice parameter existing between these two materials.

By "relaxed layer" it is meant a layer of a semiconductor material, having a crystallographic relaxation rate, as measured by X-ray diffraction or Raman spectroscopy, superior to 50%. A layer having a 100% relaxation rate, has a lattice parameter substantially identical to the nominal lattice parameter of the material of the layer, that is to say the lattice parameter of the material in its bulk form in equilibrium.

Conversely, the term "strained layer" means any layer of a semiconductor material whose crystallographic structure is strained in tension or in compression during crystal growth, such as epitaxy, requiring at least one lattice parameter to be substantially different from the nominal lattice parameter of this material.

Thus, a buffer layer makes it possible to grow a SiGe layer on a Si substrate without this SiGe layer being strained by the Si substrate.

Given that bulk SiGe is usually not available on the market, the use of a buffer layer in a wafer in order to have a relaxed SiGe layer on the surface makes it possible to produce a structure which can thus fulfil the same functions as a bulk SiGe substrate.

5       The buffer layer inserted between the Si wafer and the relaxed SiGe layer is generally made of SiGe, with a quantitywise proportion of germanium which progressively increases through the thickness of the wafer towards the relaxed layer.

10       Thus a silicon-germanium buffer layer can be referred as a  $\text{Si}_{1-x}\text{Ge}_x$  buffer layer, the  $x$  parameter representing the germanium concentration in the buffer layer increasing progressively from 0 to  $r$ .

The relaxed SiGe layer on the surface of the  $\text{Si}_{1-x}\text{Ge}_x$  buffer layer is thus referred as the relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer, the  $r$  parameter representing the germanium concentration in said relaxed layer.

15       Thus, the  $\text{Si}_{1-x}\text{Ge}_x$  buffer layer makes it possible to:

- gradually increase the germanium content  $x$  from the wafer ( $x=0$ ) towards the relaxed layer ( $x=r$ );

- confine defects associated with the difference in lattice parameter so that they are buried;

20       - give a sufficiently thick relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer stability with respect to a film of different material epitaxially grown on its surface in order to strain the latter so as to modify its lattice parameter without influencing that of the relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer.

25       For all these reasons, the buffer layer must be sufficiently thick, typically having a value greater than one micron.

It has also to be stated that controlling the germanium concentration within a relaxed SiGe layer makes it possible to control its lattice parameter and thus the strain exerted on a film epitaxially grown on said relaxed SiGe layer.

30       Another object of the invention aims at controlling the different structural states (strain or relaxation rates) of the various layers composing the final structure (such as a relaxed SiGe layer) and more particularly at exceeding the restrictions of the current techniques limiting to approximately 30% the concentration  $r$  of germanium within the relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer on the surface of the  $\text{Si}_{1-x}\text{Ge}_x$  buffer layer.

35       Processes of transferring the layer of relaxed material grown epitaxially on such a buffer layer from the wafer on to a receiving substrate are known.

Such processes are, for example, proposed in an IBM document by

L.J. Huang et al. ("*SiGe-On-Insulator prepared by wafer bonding and layer transfer for high-performance field-effect transistors*", Applied Physics Letters, 26/02/2001, Vol. 78, No. 9) and in document WO 02/33746, in which documents an SGOI (Silicon-Germanium-On-Insulator) structure is produced from a wafer comprising in succession a single-crystal Si support substrate, an SiGe buffer layer and a relaxed SiGe layer.

One process employed in a document by L.J. Huang et al. consists in carrying out a Smart-Cut® process of the Applicant, known to those skilled in the art, and descriptions of which may be found in a number of works dealing with wafer reduction techniques, in order to remove the relaxed SiGe layer so as to transfer it by means of bonding on to an oxidized receiving substrate, thus producing an SGOI structure.

Despite the advantages that this process affords, a few rough areas may form on the surface of the transferred layer and a surface finishing step then has to be carried out.

This finishing step is generally carried out by means of CMP (chemical-mechanical polishing or chemical-mechanical planarization), which may create surface defects (such as strain-hardened regions), which may imperfectly correct the thickness, and thus retain inhomogeneous layer thicknesses, and which may slow down the transfer of the SiGe layer, and increase its cost.

The process presented in document WO 02/33746 includes, in addition to a CMP polishing step, preliminary lapping, polishing and etching steps in order to remove part of the wafer, thereby slowing down the overall process of removal from the wafer and increasing its cost even further, while not ensuring good homogeneity in layer thickness.

The abovementioned first object of the transfer is therefore not sufficiently achieved in this case.

To try to alleviate this, document US 5 882 987 and US 6 323 108 disclose an overall process for producing SOI (silicon-on-insulator) structures from a wafer comprising in succession a single-crystal Si support substrate, an SiGe layer and an epitaxially grown Si layer bonded to an oxidized receiving substrate.

The Smart-Cut® technique is employed and causes, after bonding the wafer to a receiving substrate, detachment of part of the wafer at the Si support substrate.

A structure consisting in succession of part of the Si support substrate, the SiGe layer and the epitaxially grown Si layer is thus removed, the whole assembly being bonded to the oxidized receiving

substrate.

Two successive selective etching operations are then carried out on the structure in order to remove firstly the remaining part of the Si support substrate with an etching solution such that the SiGe layer forms a stop layer and then in order to remove the SiGe layer with an etching solution  
5 such that the Si layer forms a stop layer.

The structure obtained at the end is an SOI structure with a surface Si layer.

Thus, an SeOI structure is obtained with a semiconductor layer which  
10 is both thin and uniform through the thickness, substantially identical to the epitaxially grown initial layer, while avoiding the use of a finishing step other than a selective etching operation.

However, the SiGe layer inserted between the Si wafer and the epitaxially grown Si layer has a typical thickness of between 0.01 and  
15 0.2 microns, a thickness which is insufficient, as mentioned above, to pretend to fulfil the role of a buffer layer between the Si wafer and a potential relaxed SiGe layer.

The wafer therefore does not include a buffer layer.

The abovementioned second object of the transfer is therefore not  
20 achieved in this case.

In addition, given the order of magnitude of the thickness of the inserted SiGe layer, the structural state of the latter does not seem defined with certainty.

Now, another main objective of the transfer relates also to the  
25 production of a final structure comprising one or more layers in substantially controlled structural states, such as a substantially relaxed SiGe layer, something which does not seem to be guaranteed in the production of a structure described in the document US 6 323 108.

As regards document WO 01/99169, this provides processes for  
30 producing, from a wafer consisting in succession of an Si substrate, an SiGe buffer layer, a relaxed SiGe layer and optionally a strained Si or SiGe layer, a final structure with the relaxed SiGe layer on the optional other strained Si or SiGe layer.

The technique employed for producing such a structure involves, after  
35 bonding the wafer to a receiving substrate, removal of the material of the wafer that it is desired not to retain, by selectively etching the Si substrate and the SiGe buffer layer.

Although it transpires that this technique does make it possible to achieve particularly small layer thicknesses which are homogeneous

through the thickness, it entails, however, destruction of the Si substrate and the SiGe buffer layer by chemical etching.

These processes therefore do not allow the possibility of reusing part of the wafer, and especially at least part of the buffer layer, for a further transfer of layers.

The third object of the transfer mentioned at the start of the document is therefore not achieved in this case.

WO 02/15244 document describes a source wafer, provided before transfer, comprising relaxed SiGe layer/strained Si/SiGe layer / buffer SiGe layer / Si substrate structure.

Then, the transfer consists doing a Smart-Cut® process at the strained Si layer level.

Implanting ions in the strained layer of Si can be difficult to operate due to the thickness of a such layer, and can thus lead to creation of structural damages inside the SiGe layers surrounding it.

In order in particular to achieve these objectives, the present invention provides, according to a first aspect, a method of producing a structure comprising a thin layer of semiconductor material obtained from a wafer, the wafer comprising a lattice parameter matching layer comprising an upper layer of a material chosen from semiconductor materials having a first lattice parameter, characterized in that it comprises the following steps:

(a) growth on the upper layer of the matching layer of a film of a material chosen from semiconductor materials, said grown film being of a material having a nominal lattice parameter substantially different from the first lattice parameter, said grown film having a thickness small enough to keep the first lattice parameter of the upper layer of the underlyed matching layer and thus to be strained;

(b) growth on the film of a relaxed layer, said relaxed layer being of a material chosen from semiconductor materials comprising silicon and at least another element and having a nominal lattice parameter substantially identical to the first lattice parameter;

(c) removal of at part of the wafer, comprising the following operations:

- formation of an embrittlement zone in the matching layer; and
- supply of energy in order to detach, at the embrittlement zone level, the part of the wafer comprising the relaxed layer, thus forming the structure to produce;

(d) enrichment in an element other than silicon of the relaxed layer comprised in the detached part of the wafer.



Further characteristics of the method according to the invention are the following :

- the enrichment step comprises an oxidation operation of the detached part of the wafer for forming an oxide layer on the surface of the thus oxidized detached part of the wafer and increasing the concentration of the element other than silicon in a region of said relaxed layer which is subjacent said oxide layer;
- the enrichment step may also comprises a deoxidation operation for removing the oxide layer formed during said oxidation operation.
- the enrichment step may also comprises a heat treatment operation for homogenising the concentration of the element other than silicon within said oxidized part of the wafer;
- the heat treatment operation can be carried out after the oxidation operation, either before or after said deoxydation operation;
- the heat treatment operation is preferentially carried out at a temperature of approximately 1200°C;
- after the growth step (b), an additional step is carried out in which a receiving substrate is bonded to the wafer on the relaxed layer side;
- in this case, the receiving substrate is made of silicon;
- in either of these latter two cases, before bonding, a step of forming at least one bonding layer between the receiving substrate and the wafer is furthermore carried out, the bonding layer being formed on the receiving substrate and/or on the bonding face of the wafer;
- in the latter case, the bonding layer is an electrically insulating material such as silica;
- the embrittlement zone is formed by implantation of species into the matching layer at a depth substantially equal to the implant depth;
- before the growth step (b), the embrittlement zone is formed by porosification of a layer beneath the relaxed layer;
- the removal step (c) comprises, after the energy supply operation of said removal step (c), at least one selective etching operation;
- in one of the latter two cases, a selective etching operation relates to the etching of the remaining part of the matching layer with respect to the film (after detachment of the wafer by energy supply) ;

- it further comprises after said etching operation and before the enrichment step (d) a growth on the film (3) of a film of a semiconductor material substantially the same as the one of the film (3) ;
- it further comprises an oxidation of said grown film ;
- 5 – an annealing treatment is operated at the same time or following the oxidation, this annealing treatment being able to strengthen the bonding interface.
- in the latter case, a selective etching operation relates to the etching of the film with respect to the relaxed layer;
- 10 – the process furthermore comprises, after the removal step (c), a step of growing a layer on the relaxed layer;
- in this case, the growth layer on the relaxed layer is made of strained material;
- the matching layer is made of silicon-germanium (the matching layer comprising a buffer layer with a germanium concentration which increases through the thickness and a relaxed layer beneath the film), the film of strained material is made of silicon, the element other than silicon is germanium so that the relaxed layer is made of substantially relaxed silicon-germanium (with a germanium concentration substantially equal to
- 15 the germanium concentration of the relaxed layer of the matching layer);
- the element other than silicon in the relaxed layer may also be carbon or an alloy germanium-carbon;
- in the latter cases, the growth layer produced on the relaxed layer is made of strained silicon so as to substantially preserve the lattice
- 20 parameter of the subjacent relaxed silicon-germanium layer;
- the wafer comprises at least one layer furthermore containing carbon with a carbon concentration in the layer substantially less than or equal to 50% ;
- the wafer comprises at least one layer furthermore containing carbon
- 25 with a carbon concentration in the layer substantially less than or equal to 5%.
- 30

According to a second aspect, the invention provides a structure, obtained as indicated by the method proposed by the first aspect of the invention after a bounding step with a receiving substrate and said

enrichment step (d), comprising in succession at least a receiving substrate and the relaxed layer comprised in the detached part of the wafer and enriched in its element other than silicon, characterized in that said relaxed layer has a lattice parameter substantially superior to said first  
5 lattice parameter;

According to a third aspect, the invention provides an application of the method proposed by the first aspect of the invention to the production of one of the following "semiconductor on insulator" structures : SGOI, strained Si / SGOI, SiGe / strained Si / SGOI, SiO<sub>2</sub> / SGOI.

10 Further aspects, objects and advantages of the present invention will become more clearly apparent on reading the following detailed description of the implementation of preferred processes of the invention, these being given by way of non-limiting example and with reference to the appended drawings in which:

- 15 - figures 1a, 1b, 1c, 1d, 1e and 1f show the various steps of a method of producing an electronic structure comprising a thin SiGe layer according to the invention;
- figures 2a, 2b, 2c and 2d show the various steps of a treatment applied to a layer made of a semiconductor material comprising  
20 silicon and at least another element in order to enrich said layer in said other element.

An example of a method according to the invention will now be described below, which starts, with reference to figure 1a, from a wafer 10 consisting in the first place of a single-crystal silicon support substrate 1 and a lattice parameter matching layer 2 made of a semiconductor material  
25 comprising silicon and at least another element.

The expression "lattice parameter matching layer" denotes any structure behaving as a buffer layer and having, on the surface, a layer of substantially relaxed material without an appreciable number of structural  
30 defects, such as dislocations.

Thus, in our example, it will be advantageous to choose a lattice parameter matching layer 2 made of a semiconductor material comprising silicon and germanium.

Said SiGe lattice parameter matching layer 2 consists in succession  
35 of a Si<sub>1-x</sub>Ge<sub>x</sub> buffer layer, the concentration x of germanium within this buffer layer increasing progressively from 0 to r, and a relaxed Si<sub>1-r</sub>Ge<sub>r</sub> layer on the surface of said Si<sub>1-x</sub>Ge<sub>x</sub> buffer layer.

The buffer layer preferably has a germanium concentration x which

grows uniformly from the interface with the support substrate 1, for reasons which were explained above. Its thickness is typically between 1 and 3 micrometers in order to obtain good structural relaxation on the surface.

5       The relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer has advantageously been formed by epitaxy on the surface of the buffer layer and its thickness may vary widely depending on the case, with a typical thickness of between 0.5 and 1 micron.

10       The germanium present in the silicon at a concentration  $r$  within the relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer makes it possible to strain a Si film 3, grown on said relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer during the next step (shown by Figure 1b).

However, the cost of a buffer layer is generally very important, and its quality is badly controlled once the maximum concentration of germanium within a  $\text{Si}_{1-x}\text{Ge}_x$  buffer layer becomes high.

15       Indeed current techniques limit to approximately 30% the concentration  $r$  of germanium within the relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer on the surface of the SiGe lattice parameter matching layer 2. Hence, the constraint exerted on the Si film 3 grown on said matching layer 2 is also limited.

20       With reference to Figure 1b, an Si film 3 is grown on the SiGe matching layer 2.

In a first case, the film 3 is grown *in situ*, directly in continuation with the formation of the subjacent matching layer 2, the latter also being in this case advantageously formed by layer growth.

25       In the second case, the film 3 is grown after a gentle finishing step carried out on the surface of the subjacent matching layer 2, for example by CMP polishing.

30       The Si film 3 is advantageously formed by epitaxy using techniques such as CVD (chemical vapour deposition) and MBE (molecular beam epitaxy) techniques.

The silicon of the film 3 is then obliged by the matching layer 2 to increase its nominal lattice parameter in order to make it substantially identical to that of its growth substrate and thus introduce internal tensile strains.

35       It is necessary to form quite a thin Si film 3 - this is because too great a film thickness would cause the strain in the thickness of the film to relax towards the nominal lattice parameter of the silicon and/or defects to be generated in the film 3.

The thickness of the film 3 is thus typically less than 200 angstroms in

order to avoid any relaxation of the strain therein.

Referring to Figure 1c, a relaxed SiGe layer 4 is grown on the strained Si film 3, advantageously by epitaxy (for example by CVD or MBE).

5 This relaxed SiGe layer is produced either *in situ*, immediately after growth of the subjacent film 3, or after a soft finishing step carried out on the surface of the subjacent film 3, such as a CMP polishing step.

The germanium concentration in this layer 4 is substantially the same as that present near the bonding face of the matching layer 2 (that is to say a concentration  $r$  in Ge), so as to keep the nominal matching parameter of  
10 the relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer present at this level in the matching layer 2 and preserved in the strained Si film 3.

The thickness of this relaxed SiGe layer 4 may be from a few tens to a few hundreds of nanometres, preferably between 10 and 100  
15 nanometres.

With reference to Figure 1d, a receiving substrate 5 is advantageously bonded to the relaxed SiGe layer 4.

This receiving substrate 5 may, for example, be made of silicon or may consist of other types of materials.

20 The receiving substrate 5 is bonded by bringing it into intimate contact with the relaxed layer 4, advantageously effecting molecular adhesion (wafer bonding) between the substrate 5 and the layer 4.

This bonding technique, as well as variants, is especially described in the document entitled "*Semiconductor Wafer Bonding*" (Science and  
25 Technology, Interscience Technology) by Q.Y. Tong, U. Gösele and Wiley.

If necessary, bonding is accompanied by an appropriate prior treatment of the respective surfaces to be bonded and/or by supplying thermal energy and/or supplying an additional bonding layer.

Thus, for example, a heat treatment carried out during bonding allows  
30 the bonds to be strengthened.

Bonding may also be reinforced by a bonding layer inserted between the layer 4 and the receiving substrate 5, which makes it possible to produce molecular bonds both with the layer 4 and with the material constituting the bonding face of the receiving substrate 5 which are at least  
35 as strong as those existing between the layer 4 and the receiving substrate 5.

Thus, silicon oxide (also called silica or  $\text{SiO}_2$ ) is a material that may be chosen for producing such a bonding layer. The silica may be formed on the relaxed layer 4 and/or on the receiving substrate 5, by  $\text{SiO}_2$  deposition

or by thermal oxidation on the respective bonding surfaces.

Advantageously, the material constituting the bonding face of the receiving substrate 5 and/or the material of the bonding layer optionally formed is electrically insulating, in order in the end to produce an SeOI structure 20, the semiconductor layer of the SeOI structure then being the transferred relaxed layer 4.

Once the receiving substrate 5 has been bonded, part of the wafer 10 is removed in order to transfer the relaxed SiGe layer 4 on the receiving substrate 5 and thus produce the desired structure 20.

Substantially all that part of the wafer 10 on the matching layer 2 side in relation to the relaxed SiGe layer 4 is removed.

With reference to Figures 1e and 1f, this material removal is carried out in two steps.

A first step of material removal, shown in Figure 1e, consists in removing substantially the entire part of the wafer 10 on the matching layer 2 side in relation to the film 3.

To do this, a first material removal operation consists in detachment the donor wafer in a region of the matching layer 2 that has been weakened beforehand in this region.

Two known non-limiting techniques may thus carry out such an operation.

A first technique, called the Smart-Cut® technique, known to those skilled in the art (and descriptions of which may be found in a number of works dealing with wafer reduction techniques), consists in implanting atom species (such as hydrogen ions) and then in subjecting the implanted region, which then forms an embrittlement zone, to a heat treatment and/or mechanical treatment, or another supply of energy, in order to make the detachment in the embrittlement zone.

Detachment of the embrittlement zone thus formed in the matching layer 2 makes it possible to remove most of the wafer 10, in order to obtain a structure comprising the remainder of the matching layer 2, the strained Si film 3, the relaxed SiGe layer 4, the optional bonding layer and the receiving substrate 5.

A second technique consists in obtaining a weak interface by creating at least one porous layer, as described for example in document EP-A-0 849 788, and then in subjecting the weak layer to a mechanical treatment, or another supply of energy, in order to make the detachment in the weakened layer.

This weakened layer made of porous silicon is formed within the

support substrate 1, between the support substrate 1 and the matching layer 2, in the matching layer 2 (for example between a buffer layer and a relaxed layer) or on the matching layer 2 (that is to say between the matching layer 2 and the strained Si film 3).

5 To form a weakened layer within the support substrate 1, the porous layer is advantageously formed on a single-crystal Si wafer and then a second growth is carried out on the porous layer, so as to grow a non-porous Si layer having substantially the same lattice parameter as the Si of the wafer; the support substrate 1 then consists of the wafer, the porous  
10 layer and the non-porous Si layer.

A detachment at the weakened layer makes it possible to remove at least some of the wafer 10, in order to obtain a structure comprising the optional remainder of the wafer 10, the strained Si film 3, the relaxed SiGe layer 4, optionally the inserted bonding layer and the receiving substrate 5.

15 A treatment of the wafer 10, in order to remove the porous silicon which remains after the detachment, is advantageously carried out, such as an etching operation or a heat treatment.

If the porous layer lies within the support substrate 1, a lapping, chemical-mechanical polishing and/or selective chemical etching  
20 operations are then advantageously carried out in order to remove the remaining part of the support substrate 1.

These two non-limiting techniques make it possible to rapidly remove, en bloc, a substantial part of the wafer 10.

They also allow the possibility of reusing the removed part of the  
25 wafer 10 in another process, such as for example a process according to the invention.

Thus, if the part removed is the support substrate 1, an operation to reform a matching layer 2, a film 3 and a relaxed layer 4 may be carried out as described above, after the surface of the support substrate 1 has been  
30 polished.

A second material removal operation after detaching the wafer 10 according, for example, to one of the above two techniques, consists in removing, if necessary, the remaining part of the matching layer 2.

This operation may be carried out by selective chemical etching so  
35 that the strained Si film 3 undergoes little or no etching, thus forming an etching stop layer.

The remaining part of the matching layer 2 is in this case etched by wet etching using etch solutions having substantial selectivities with respect to the strained Si film 3, such as a solution comprising

HF/H<sub>2</sub>O<sub>2</sub>/CH<sub>3</sub>COOH (approximately 1/1000 selectivity) or HNA (hydrofluoric-nitric-acetic solution).

Dry etching operations may also be carried out in order to remove material, such as plasma etching, or by sputtering.

5 This chemical method has the main advantage of being quite rapid for thin layers to be removed and of avoiding the use of chemical-mechanical polishing finishing operations usually employed after detaching the wafer.

However, the chemical etching operation may advantageously be preceded, especially in the case of a thicker layer to be removed, by  
10 mechanical or chemical-mechanical abrasion by lapping and/or chemical-mechanical polishing CMP of the remaining part of the matching layer 2.

These techniques are proposed by way of an example in the present document, but they do not in any way constitute a limitation, the invention covering all types of techniques suitable for removing material from a wafer  
15 10 in accordance with the process according to the invention.

A first application of the invention implies a preservation of the film 3, at least partially, in order to produce a strained Si/SGOI structure.

Optionally, a growth of Si is operating on the film 3 to thicken it.

The obtained strained layer after growth should stay below the critical  
20 thickness.

As the last step of etching the remaining part of the matching layer 2 may have damaged or thinned the film 3, an advantage of thickening the film 3, is to get back the initial thickness, or a more important thickness (still below the critical thickness).

25 This thick strained Si layer can then be used as an active layer (taking thus advantage of electrons high mobility that a such material exhibits).

Optionally, the strained Si of the film 3, thickened or not during the previous option, is at least oxidized.

A first interest of this oxidation step is to encapsulate the underlayer  
30 of SiGe, avoiding a Ge diffusion from it.

A second interest is found if an additional annealing step is implemented in order to strengthen the bond at the bonding interface.

Other advantages may be found, as for instance, an improvement of the film 3 quality.

35 Indeed said bonding annealing step is generally carried out within a range of temperature that can create some defaults in the structure, as for instance pinholes. As describe in WO99/52 145, presence of a SiO<sub>2</sub> layer on a semiconductor layer avoids most of problems during annealing.

Using the Si of film 3 as the material to oxidize is all the more



judicious than Si is industrially easier to oxidize than SiGe material.

In a particular embodiment of the invention, an enrichment step for enriching in germanium the relaxed SiGe layer 4 underneath the Si film 3 on top of the structure is carried out.

5 As it has already been stated before, the concentration of germanium within said relaxed SiGe layer 4 is substantially the same as that present in the relaxed  $\text{Si}_{1-r}\text{Ge}_r$  layer on the surface of the SiGe lattice parameter matching layer 2.

10  $r$  being limited to 30% due in particular to the limitations of the SiGe buffer layer production current techniques, the concentration of germanium within the relaxed SiGe layer 4 is thus limited.

Germanium presents an affinity with oxygen weaker than that of silicon with oxygen. Consequently, when a SiGe layer is exposed to an oxidizing atmosphere, silicon within the SiGe layer oxidizes preferentially 15 while germanium within said SiGe layer does not react directly with oxygen.

Hence, the oxidation of a SiGe layer carried out by most of the known oxidation methods leads silicon to oxidize (forming in particular an silicon oxide layer, also called silica or  $\text{SiO}_2$ ), and the germanium atoms, released by the oxidation of silicon, to migrate and accumulate at the  $\text{SiO}_2/\text{SiGe}$  20 interface.

Of course, as it has been underlined above, as Si is industrially easier to oxidize than SiGe, a Si layer on top of a SiGe layer (such as the Si film 3 on top of the relaxed SiGe layer 4) can help to initiate such an oxidation of a SiGe layer.

25 Hence a layer rich in germanium (enriched layer) is formed under the oxide layer, said enriched layer containing silicon when the oxidation is stopped before silicon is completely oxidized. A non oxidized layer of SiGe, and thus of unchanged germanium concentration, is generally under the aforementioned enriched layer, as the germanium atoms are mainly aggregated at the  $\text{SiO}_2/\text{SiGe}$  interface and not redistributed in the totality of 30 the Si crystal.

A structure made of an oxide layer, a  $\text{Si}_{1-z}\text{Ge}_z$  layer and generally a  $\text{Si}_{1-r}\text{Ge}_r$  layer is therefore obtained,  $r$  representing the initial germanium concentration within the SiGe layer oxidized in this manner, and  $z$  35 representing the germanium concentration within said enriched layer,  $z$  being higher than  $x$ .

The figures 2a, 2b, 2c and 2d illustrate such a step of enrichment in germanium of a  $\text{Si}_{1-r}\text{Ge}_r$  layer 6.

The enrichment step of such a layer 6 thus comprises an oxidation

operation of the aforementioned  $\text{Si}_{1-r}\text{Ge}_r$  layer 6, possibly followed by a deoxidation operation for removing the oxide layer formed during the oxidation operation.

5 A heat treatment operation can also be carried out for homogenizing the concentration of germanium within the enriched layer.

The oxidation operation is a classical oxidation known to those skilled in the art. The oxidation operation is preferentially carried out at a temperature ranging between 700°C and 1100°C. It can be carried out by dry or wet process. Using dry process, oxidation is for instance carried out  
10 by heating the substrate under gas oxygen. Using wet process, oxidation is carried out by heating the substrate in an atmosphere charged with steam.

Following this oxidation operation, and as it is represented on figure 2b, a surface oxide layer 9 is formed and a  $\text{Si}_{1-z}\text{Ge}_z$  layer 8 enriched in germanium (z being higher than r) is underneath the oxide layer 9. Said  
15 oxide layer 9 comprises mainly silica  $\text{SiO}_2$ , but, according to various parameters such as for example:

- the oxidation operation conditions,
  - the initial concentration r of germanium within the  $\text{Si}_{1-r}\text{Ge}_r$  layer 6, or
  - the initial thickness of the  $\text{Si}_{1-r}\text{Ge}_r$  layer 6 thus oxidized,
- 20 a composite SiGe oxide ( $\text{Si}_y\text{Ge}_x\text{O}_2$ ) oxide can be also formed.

Thus, for instance, only a low temperature wet oxidation operation leads to the formation of such a SiGe oxide ( $\text{Si}_y\text{Ge}_x\text{O}_2$ ).

As it has been stated previously, if the oxidation operation takes only effect in a near surface area of the  $\text{Si}_{1-r}\text{Ge}_r$  layer 6, a non oxidized  $\text{Si}_{1-r}\text{Ge}_r$   
25 layer 7, and thus of unchanged germanium concentration, is under the aforementioned enriched  $\text{Si}_{1-z}\text{Ge}_z$  layer 8.

The deoxidation operation aims at removing the oxide layer 9 formed during the oxidation operation. The deoxidation operation is preferentially carried out in a traditional way. For this purpose, the substrate can be  
30 plunged during a few minutes in a solution of hydrofluoric acid to 10% or 20% for example.

As it is represented on figure 2c, a structure made up of the aforementioned enriched  $\text{Si}_{1-z}\text{Ge}_z$  layer 8 and, possibly, of said  $\text{Si}_{1-r}\text{Ge}_r$   
35 layer 7 of unchanged germanium concentration can be obtained next to said deoxidation operation.

Advantageously, the enrichment step comprises a heat treatment operation to allow the redistribution of the germanium atoms in the crystal of Si. Hence, the heat treatment step is adapted for obtaining a SiGe layer enriched in germanium and of homogeneous concentration in germanium.

Said heat treatment operation is preferably carried out at a temperature of approximately 1200°C.

Said heat treatment operation is carried out after the oxidation step and preferably prior to the deoxidation step.

5 However, said heat treatment operation can also be carried out after both oxidation and deoxidation steps.

In one embodiment of the invention, said enrichment step does not comprise a deoxydation operation. Thus the enriched SiGe layer is encapsulated by an oxide layer, avoiding, as mentioned above, a Ge  
10 diffusion from it.

Figures 2a to 2d illustrate an enrichment step comprising, in the order, an oxidation operation, a deoxydation operation and a heat treatment operation. An enriched  $\text{Si}_{1-k}\text{Ge}_k$  layer 11 (figure 2d) of homogeneous concentration  $k$  in germanium is thus formed,  $k$  being  
15 comprised between the initial concentration  $r$  of the initial  $\text{Si}_{1-r}\text{Ge}_r$  layer 6 and the concentration of said enriched  $\text{Si}_{1-z}\text{Ge}_z$  layer 8.

Finally a light polishing, preferably a chemical-mechanical polishing (CMP), can be carried out in order to decrease the surface roughness and to improve the thickness uniformity of the enriched  $\text{Si}_{1-k}\text{Ge}_k$  layer 11.

20 Of course several enrichment steps can be successively carried out in order to control as well as possible, and to increase significantly, the germanium concentration within the SiGe layer thus treated

Thus, thanks to such an enrichment step, the concentration of germanium within the SiGe layer 4 (underneath the preserved Si film 3 before said enrichment step; see figure 1e) can be increased, and more  
25 particularly can exceed the typical 30% limitation.

Such an increased germanium concentration can indeed reach 80% and is generally approximately 50%.

A second application of the invention implies, prior to any enrichment  
30 step, a removal of the film 3 by a chemical way, as shown in Figure 1f.

To do this, it is preferred to use selective etching employing an etch solution exhibiting high selectivity with respect to the relaxed SiGe layer 4, such as a solution comprising at least one of the following compounds: KOH (potassium hydroxide),  $\text{NH}_4\text{OH}$  (ammonium hydroxide), TMAH (tetramethylammonium hydroxide), EDP (ethylenediamine / pyrocatechol / pyrazine) or  $\text{HNO}_3$ , or solutions currently under study combining agents  
35 such as  $\text{HNO}_3$ ,  $\text{HNO}_2\text{H}_2\text{O}_2$ , HF,  $\text{H}_2\text{SO}_4$ ,  $\text{H}_2\text{SO}_2$ ,  $\text{CH}_3\text{COOH}$ ,  $\text{H}_2\text{O}_2$  and  $\text{H}_2\text{O}$ , as explained in document WO 99/53539, page 9.

This second step makes it possible to retain good surface quality and

good thickness homogeneity of the relaxed SiGe layer 4.

Thus, a layer quality substantially identical to that obtained during its growth (shown in Figure 1c) is retained.

This is because this transferred layer 4 has not necessarily been  
5 subjected to external mechanical stresses, such as those generated by a CMP finishing step, thus avoiding the appearance of defects associated with such stresses.

However, in certain particular cases, soft polishing is carried out in order to remove any slight surface roughness.

10 Thus, a final relaxed SiGe-on-substrate structure is obtained, and in particular a relaxed SiGe-on-insulator structure (also called an SGOI structure) if the subjacent material of the relaxed SiGe layer 4 is an electrical insulator.

In a particular embodiment of said second application of the invention,  
15 an enrichment step can be carried out on said final relaxed SiGe-on-substrate structure.

As it has been presented previously, such an enrichment step allows to increase the germanium content within the relaxed SiGe layer 4 on top of said SiGe-on-substrate structure.

20 In another particular embodiment, any epitaxy may be carried out on the relaxed SiGe layer, such as epitaxy of another SiGe layer or epitaxy of a strained Si layer.

In the latter case, an Si/SGOI final structure is obtained, the Si layer being strained.

25 It has to be noticed that, when the structure has been subjected to one or more enrichment steps, the germanium concentration within the final relaxed SiGe layer is increased and can exceed the typical 30% limitation.

Hence, the enrichment step helps to control the germanium  
30 concentration within the final relaxed SiGe layer, and thus the lattice parameter of such a layer. Finally, the strain exerted on a film epitaxially grown on said relaxed SiGe layer can also be controlled.

In particular, a Si/SGOI final structure can be obtained, the Si film being particularly strained.

35 Having completed the final structure, a finishing step may optionally be carried out, such as finishing treatments like, for example, a heat treatment in order to further strengthen the bonding interface with the receiving substrate 5.

The present invention is not limited to an SiGe lattice parameter

matching layer 2, but also extends to a constitution of the matching layer 2 from other types of type III-V materials or other materials capable of straining the material of the epitaxially overgrown film 3.

5 The present invention is not limited to a film 3 of strained Si, but also extends to a constitution of it from other types of III-V materials or other materials capable to be strained by the underlying matching layer 2.

10 In the semiconductor layers, other constituents may be added thereto, such as carbon with a carbon concentration in the layer in question substantially less than or equal to 50% or more particularly with a concentration of less than or equal to 5%.

15 In addition, and in a similar way to what was described previously for the enrichment in germanium of a SiGe layer, as silicon Si also oxidizes selectively to carbon C, layers of semiconductor materials such as SiGeC alloys or  $\text{Si}_{1-y}\text{C}_y$  alloys, y being weak, can be enriched in their component carbon by oxidation.

20 Finally, the present invention does not relate only to transferring a relaxed SiGe layer 4, but in general relates to transferring a layer of any type of semiconductor able to be transferred according to a process of the invention.

## CLAIMS

1. Method of producing a structure comprising a thin layer of  
5 semiconductor material obtained from a wafer (10), the wafer (10)  
comprising a lattice parameter matching layer (2) comprising an upper  
layer of a material chosen from semiconductor materials having a first  
lattice parameter, characterized in that it comprises the following steps :
- (a) growth on the upper layer of the matching layer (2) of a film (3) of  
10 a material chosen from semiconductor materials, said grown film (3) being  
of a material having a nominal lattice parameter substantially different from  
the first lattice parameter, said grown film (3) having a thickness small  
enough to keep the first lattice parameter of the upper layer of the  
underlyed matching layer (2) and thus to be strained;
- 15 (b) growth on the film (3) of a relaxed layer (4), said relaxed layer (4)  
being of a material chosen from semiconductor materials comprising silicon  
and at least another element and having a nominal lattice parameter  
substantially identical to the first lattice parameter;
- (c) removal of at part of the wafer (10) , comprising the following  
20 operations:  
- formation of an embrittlement zone in the matching layer (2) ; and  
- supply of energy in order to detach, at the embrittlement zone  
level, the part of the wafer (10) comprising the relaxed layer (4),  
thus forming the structure to produce;
- 25 (d) enrichment in an element other than silicon of the relaxed layer  
(4) comprised in the detached part of the wafer (10).
2. Method of producing a structure according to the preceding claim,  
characterized in that the enrichment step (d) comprises an oxidation  
30 operation of the detached part of the wafer (10) for forming an oxide layer  
on the surface of the thus oxidized detached part of the wafer (10) and  
increasing the concentration of the element other than silicon in a region of  
said relaxed layer (4) which is subjacent said oxide layer.
- 35 3. Method of producing a structure according to the preceding claim,  
characterized in that the enrichment step (d) further comprises a heat  
treatment operation for homogenising the concentration of the element  
other than silicon within said oxidized part of the wafer (10).

4. Method of producing a structure according to claim 2, characterized in that the enrichment step (d) further comprises a deoxidation operation for removing the oxide layer formed during said oxidation operation.

5

5. Method of producing a structure according to claim 4, characterized in that the enrichment step (d) further comprises a heat treatment operation for homogenising the concentration of the element other than silicon within said oxidized part of the wafer (10), said heat treatment operation being carried out either before or after said deoxydation operation.

6. Method of producing a structure according to the preceding claim, characterized in that the heat treatment operation is carried out at a temperature of approximately 1200°C.

7. Method of producing a structure according to any one of the preceding claims, characterized in that, after step (b), an additional step is carried out in which a receiving substrate (5) is bonded to the wafer (10) on the relaxed layer (4) side.

8. Method of producing a structure according to the preceding claim, characterized in that the receiving substrate (5) is made of silicon.

9. Method of producing a structure according to any one of the two preceding claims, characterized in that, before bonding, a step of forming at least one bonding layer between the receiving substrate and the wafer (10) is furthermore carried out, the bonding layer being formed on the receiving substrate (5) and/or on the bonding face of the wafer (10).

30

10. Method of producing a structure according to the preceding claim, characterized in that the bonding layer is an electrically insulating material.

11. Method of producing a structure according to the preceding claim, characterized in that the bonding layer is made of silica.

35

12. Method of producing a structure according to the preceding claim, characterized in that the bonding layer is formed by thermal oxidation.

13. Method of producing a structure according to one of the preceding claims, characterized in that the embrittlement zone is formed by implantation of species into the matching layer (2) at a depth substantially equal to the implant depth.

14. Method of producing a structure according to one of claims 1 to 11, characterized in that, before step (b), the embrittlement zone is formed by porosification of a layer beneath the relaxed layer (4).

15. Method of producing a structure according to one of the preceding claims, characterized in that the removal step (c) comprises, after the energy supply operation of step (c), at least one selective etching operation.

16. Method of producing a structure according to the preceding claim, characterized in that a selective etching operation relates to the etching of the remaining part of the matching layer (2) with respect to the film (3) (after detachment of the wafer (10) by energy supply).

17. Method of producing a structure according to the preceding claim, characterized in that it further comprises after said etching operation and before the enrichment step (d) a growth of a film of a material chosen from semiconductor materials on the film (3), said semiconductor material being substantially the same as the one of the film (3).

18. Method of producing a structure according to any of the two preceding claims, characterized in that it further comprises an oxidation of the film (3).

19. Method of producing a structure according to the preceding claim, characterized in that an annealing treatment is operated at the same time or following the oxidation, this annealing treatment being able to strengthen the bonding interface.

20. Method of producing a structure according to the claims 14 or 15, characterized in that a selective etching operation relates to the etching of the film (3) with respect to the relaxed layer (4).



21. Method of producing a structure according to one of the preceding claims, characterized in that it furthermore comprises, after step (d), a step of growing a layer on the relaxed layer (4).

5        22. Method of producing a structure according to the preceding claim, characterized in that the growth layer on the relaxed layer (4) is made of strained material.

10        23. Method of producing a structure according to any one of the preceding claims, characterized in that:

- the matching layer (2) is made of silicon-germanium, the matching layer (2) comprising a buffer layer with a germanium concentration which increases through the thickness and a relaxed layer beneath the film (3);

15        - the film (3) of strained material is made of silicon;

- the element other than silicon is germanium Ge so that the relaxed layer (4) is made of substantially relaxed silicon-germanium, with a germanium concentration substantially equal to the germanium concentration of the relaxed layer of the matching layer (2).

20        24. Method of producing a structure according to any one of the claims 1 to 21, characterized in that the element other than silicon in the relaxed layer (4) is carbon C.

25        25. Method of producing a structure according to any one of the claims 1 to 21, characterized in that the element other than silicon in the relaxed layer (4) is an alloy germanium-carbon.

30        26. Method of producing a structure according to claim 22 and one of the claims 23 to 25, characterized in that the growth layer produced on the relaxed layer (4) is made of strained silicon so as to substantially preserve the lattice parameter of the subjacent relaxed layer (4).

35        27. Method of producing a structure according to one of the preceding claims, characterized in that the wafer (10) comprises at least one layer furthermore containing carbon with a carbon concentration in the layer substantially less than or equal to 50%.

28. Method of producing a structure according to one of the preceding claims, characterized in that the wafer (10) comprises at least one layer furthermore containing carbon with a carbon concentration in the layer substantially less than or equal to 5%.

5

29. Structure obtained after the enrichment step (d) of the method according to claim 7 and any one of claims 8 to 29, comprising in succession at least the receiving substrate (5) and the relaxed layer (4) comprised in the detached part of the wafer (10) and enriched in its  
10 element other than silicon, characterized in that said relaxed layer (4) has a lattice parameter substantially superior to said first lattice parameter.

30. Application of the method according to claims 1 to 29, to the production of one of the following "semiconductor on insulator" structures :  
15 SGOI ; strained Si / SGOI, SiGe / strained Si / SGOI ; SiO<sub>2</sub> / SGOI.




FIG. 1a




FIG. 1b




FIG. 1c




FIG. 1d




FIG. 1e




FIG. 1f




Fig. 2a




Fig. 2b




Fig. 2c




Fig. 2d